

Control and Experiment of AC/AC Sparse Modular Multilevel Converter

Ramiar Alaei, *Student Member, IEEE*, S. Ali Khajehoddin, *Senior Member, IEEE*, and Wilsun Xu, *Fellow, IEEE*

Abstract—The sparse modular multilevel converter (MMC) is a new type of high-voltage ac/ac MMC topology suitable for high-power applications. It is based on an alternative configuration of half/full-bridge submodules, and voltage unfold stages on each side of the converter. This topology has fewer components compared to conventional approaches and as an additional benefit, more than half of the switches operate under the soft switching condition. A comprehensive control strategy is proposed to ensure capacitor voltage balancing while exploiting the full power capability of the converter. A modified unfold is also suggested to eliminate the inherent zero-crossing circulating current. The effectiveness of the proposed control strategy is confirmed by simulation and experimental results.

Index Terms—Sparse modular multilevel converter, MMC, capacitor voltage balancing, third harmonic injection, soft switching.

I. INTRODUCTION

WITH THE ever increasing advancement in semiconductor devices, high power voltage source converters (VSCs) have been attracting more attention in many industrial applications such as renewable energy resource interfaces, flexible AC transmission system (FACTS) devices and HVDC lines [1]–[3]. In many of these applications, two AC networks with different frequencies are connected, or variable frequency capability is desired. Fractional Frequency Transmission System (FFTS) is an example that uses low frequency to reduce the line reactance, and to increase its capacity. FFTS has been used in European railway electrification systems for almost a century [4], [5]. Recently, AC/AC converters were proposed to reduce the weight and losses in traction propulsion systems [6]–[8]. Other examples are high voltage machine drives [9]–[11]. A back-to-back (B2B) 2-level VSC is a well-known topology that uses a DC-link to connect two AC sources [12]. Several topologies are proposed to reduce its component count, yet they face limitations in the modes of operation and may require complex control systems [13]–[15]. For higher voltage levels, B2B multilevel converters are normally used as they can provide high voltage output with extremely low distortion and lower dv/dt , while the semiconductor devices only have to tolerate a portion

Manuscript received March 20, 2016; revised July 22, 2016; accepted October 1, 2016. Date of publication October 19, 2016; date of current version April 26, 2017. Paper no. TPWRD-00348-2016.

The authors are with the Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB T6G 2V4 Canada (e-mail: ramiar@ualberta.ca; khajehoddin@ualberta.ca; wxu@ualberta.ca).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPWRD.2016.2618935




Fig. 1. Schematic diagram of a single-phase n -level SMMC.

of the DC voltage [16]–[18]. The complexity of the capacitor voltage balancing in diode-clamped converter (DCC) [19], [20] is solved in the B2B version [21], yet similar to flying capacitor converter (FCC) and cascaded H-bridge converters (HBC), it suffers from high number of components.

Modular multilevel converter (MMC) is proposed in 2003 to overcome such limitations by utilizing low voltage switches and offering low harmonic distortion [22]. Currently, MMC-based HVDC systems are offered for power transmission up to GW ranges [23]. Modular multilevel matrix converter is first introduced in 2001 [24] and then further got developed for motor drive applications [25]. High number of hard-switched semiconductors and undesired circulating currents are the drawbacks of MMC and modular multilevel matrix converter which are considerably improved in Sparse Modular Multilevel Converter (SMMC) [26]. In this paper, a control strategy based on third-harmonic injection is proposed for SMMC to guarantee the capacitor voltage balancing in different operational conditions. In addition, a modified unfold is suggested to eliminate the inherent zero-crossing circulating current. The rest of the paper is organized as follows.

First, a brief description on eliminating zero-crossing circulating current is discussed in Section II. Section III presents the theoretical analysis of capacitor voltage balancing. This is followed by implementing a control strategy based on the theoretical findings in Section IV. The functionality of the proposed voltage balancing control system, is confirmed by both simulation and experiment in Section V and VI, respectively. Finally, Section VII presents the conclusions.

II. MODIFIED SPARSE MODULAR MULTILEVEL CONVERTER

Fig. 1 shows the schematic diagram of a single phase Sparse Modular Multilevel Converter (SMMC) [26]. The SMMC consists of two low frequency unfolders on the sides and one leg




Fig. 2. Zero-crossing circulating current in a 5-level SMMC.




Fig. 3. Schematic diagram of a modified single-phase SMMC.

containing a number of cascaded full-bridge (FBSM) and half-bridge submodules (HBSM). By inserting proper number of SMs in the upper and lower arms, the desired voltage on both sides of the converter can be achieved. Unlike MMC, there is no circulating current between different legs (phases) of SMMC, as they are isolated from each other by a 3-phase transformer. However, it is inherently possible for current to circulate inside one phase of the SMMC. This current is not continuous and may only flow when v_F crosses zero, and so it is called zero-crossing circulating current. For example, in Fig. 2, if $V_{C3} + V_{C4}$ is slightly smaller than $V_{C1} + V_{C2}$, it causes v_F to become a small negative value (when $v_F = 0$ is required). In addition, due to switching transients, the SM insertion/by-passing may not occur simultaneously. This leads to one extra level decrease/increase in v_F for a short period of time. An extra level decrease in v_F (when $v_F = 0$ is required), could make v_F negative. This negative voltage turns on the unfolded's anti-parallel diodes and current circulates through the leg. The arm inductor is installed to limit this current.

Two major factors in determining the cost of arm inductor are its inductance [26] and its nominal current. This inductor is on the path of the entire transferred power, thus it must be able to continuously withstand the total current without saturation which makes it a big passive component almost as comparable to the AC-filter inductor. Adding one reversed IGBT in each arm of the FB-side Unfolder (FBU) could block the possible small negative v_F as shown in Fig. 3 and obviates the necessity of the arm inductor. The HB-side unfolders (HBU) remains intact. It should be noticed that the maximum voltage-drop across the reversed IGBT occurs, when half-bridge arm (HBA) and full-bridge arm (FBA) capacitors are in their lowest and highest acceptable voltages, respectively. Therefore, this IGBT must withstand the predefined capacitor voltage ripple, ΔV_{ripp} multiplied by the number of HBSMs (or FBSMs) which equals to $(n - 1)/2 \times \Delta V_{ripp}$. This implies that in case




Fig. 4. Description of zero-crossing transition in FBU.




Fig. 5. Schematic diagram of a 3-phase SMMC.

of high number of levels, more than one reversed IGBT might be required.

The additional IGBT is part of the unfolded arm which is a string of series-connected semiconductor devices. This requires both transient and steady-state voltage sharing among the devices. The unfolders operate in zero-voltage switching (ZVS) mode, thus transient voltage sharing is always satisfied [26]. In the off-state, steady-state voltage sharing is achieved by installing high-value parallel resistors. The additional IGBT must be equipped with the same resistor. Fig. 4 demonstrates FBU's principle of operation at voltage zero-crossing transition for both leading and lagging currents. It can be seen that at any stage of transition, there is at least one reversed IGBT blocking the zero-crossing circulating current. The 3-phase SMMC is constructed using a 3-phase transformer as shown in Fig. 5.

III. CAPACITOR VOLTAGE BALANCING

Fig. 6 shows the simplified schematic diagram of a single-phase SMMC. The voltages and currents on the FB- and




Fig. 6. Simplified schematic diagram of a single-phase SMMC.

HB-sides of the converter can be represented as:

$$\begin{cases} v_f = V_{mf} \sin(\omega_f t), v_F = \lambda_f \cdot v_f, \lambda_f = \text{sign}(v_f) \\ i_f = I_{mf} \sin(\omega_f t - \varphi_f), i_F = \lambda_f \cdot i_f \end{cases} \quad (1)$$

$$\begin{cases} v_h = V_{mh} \sin(\omega_h t + \theta_h), v_H = \lambda_h \cdot v_h, \lambda_h = \text{sign}(v_h) \\ i_h = I_{mh} \sin(\omega_h t + \theta_h - \varphi_h), i_H = \lambda_h \cdot i_h \end{cases} \quad (2)$$

According to Fig. 6, the instantaneous power going through FBA and HBA are calculated as:

$$p_{HB}(t) = (i_F + i_H) \times v_H, p_{FB}(t) = i_F \times (v_F - v_H). \quad (3)$$

In the steady-state condition, the stored energy of FBA and HBA must be constant, so the capacitor voltages remain unchanged. This leads to the following equations:

$$\int_T p_{HB}(t).dt = 0, \int_T p_{FB}(t).dt = 0. \quad (4)$$

Eq. (4) is rewritten as following criteria:

$$\int_T (p_{FB}(t) + p_{HB}(t)).dt = 0, \int_T p_{FB}(t).dt = 0. \quad (5)$$

The first criterion leads to the real power balance between the AC-sides as presented below:


$$\begin{aligned} 0 &= \int_T (p_{FB}(t) + p_{HB}(t)).dt \\ &= \int_T (i_F \times v_F + i_H \times v_H).dt \\ &= \frac{1}{2} V_{mf} I_{mf} \cos(\varphi_f) + \frac{1}{2} V_{mh} I_{mh} \cos(\varphi_h) \\ &\Rightarrow P_f + P_h = 0. \end{aligned} \quad (6)$$

The second criterion is studied as:

$$\begin{aligned} 0 &= \int_T p_{FB}(t).dt = \int_T \{i_F \times (v_F - v_H)\}.dt \\ &\Rightarrow \frac{1}{2} V_{mf} I_{mf} \cos(\varphi_f) = \int_T (i_F \times v_H).dt \\ &= V_{mh} I_{mf} \int_T \{\lambda_f \sin(\omega_f t - \varphi_f) |\sin(\omega_h t + \theta_h)|\}.dt. \end{aligned} \quad (7)$$

This can be rewritten as:

$$\begin{aligned} \frac{V_{mf}}{V_{mh}} &= \int_T \frac{2\lambda_f \sin(\omega_f t - \varphi_f) |\sin(\omega_h t + \theta_h)|}{\cos(\varphi_f)}.dt \\ &= \int_T g(t).dt - \int_T h(t).dt, \\ g(t) &= 2 |\sin(\omega_f t) \sin(\omega_h t + \theta_h)|, \\ h(t) &= 2\lambda_f \cos(\omega_f t) \tan(\varphi_f) |\sin(\omega_h t + \theta_h)|. \end{aligned} \quad (8)$$

Fig. 7. The value of A_1 and A_2 based on ω_h/ω_f .

There is no analytical solution for Eq. (8). However, its numerical solution can be approximated as:

$$G = \int_T g(t) \approx 0.81 + A_1 \cos(B \cdot \theta_h), \quad (9)$$

$$H = \int_T h(t) \approx A_2 \tan(\varphi_f) \sin(B \cdot \theta_h). \quad (10)$$

where A_1 and A_2 are positive real numbers which only depend on the frequency ratio (ω_h/ω_f) as shown in Fig. 7. By substituting Eqs. (9) and (10) in Eq. (8):

$$\begin{aligned} \frac{V_{mf}}{V_{mh}} &= .81 + A_1 \cos(B\theta_h) - A_2 \tan(\varphi_f) \sin(B\theta_h) \\ &\Rightarrow (0.81 - M) \leq \frac{V_{mf}}{V_{mh}} \leq (0.81 + M) \end{aligned} \quad (11)$$

where, $M = \sqrt{A_1^2 + A_2^2 \tan^2(\varphi_f)}$. Finally, the voltage balancing criteria can be summarized as:

$$P_f + P_h = 0, (0.81 - M) \leq \frac{V_{mf}}{V_{mh}} \leq (0.81 + M). \quad (12)$$

A. The impact of frequency ratio

Assume the AC-side frequencies are not an integer multiple of each other ($\omega_h/\omega_f \neq m$ or $1/m$ where m is an integer number). In this case, as it is shown in Fig. 7, A_1 and A_2 are constant and almost equal to 0. For instance, if the converter operates between two grids with the frequencies of 50 Hz and 60 Hz, $A_1 = 0.0001$ and $A_2 = 0.0028$. Assuming that v_f side is not purely inductive, by substituting A_1 and A_2 in Eq. (11):

$$M \approx 0 \Rightarrow \frac{V_{mf}}{V_{mh}} \approx 0.81. \quad (13)$$

Thus, the AC-side voltage ratio equals 0.81 regardless of the frequency ratio. According to Eq. (11), even if the frequency ratio is a small integer number, the voltage ratio would still be constant, but it could be affected by AC-sides power factor and phase-angle. In other words, if voltage balancing is achieved, the converter's gain is always a fixed value. In the next section, third harmonic injection is proposed to regulate the converter's gain, regardless of the frequency ratio.

B. Voltage Ratio Regulation

For many practical applications, voltage ratio control is vital. For example, in grid-connected application, voltage gain can be used to adjust the reactive power exchange with the AC

networks. The AC-side voltages can be controlled by injecting harmonics, such that the ratio between the average rectified AC voltage and its fundamental component is adjusted. In this process, the unfolders are preferred to retain the soft switched operation. In general, both sides of the converter can contribute to the voltage ratio control by admitting an infinite series of harmonics. However, the added harmonics should be chosen such that they are cancelled out in line-line voltages. In other words, only odd multiples of three harmonics (3, 9, 15, 21, \dots , ∞) can be used. As an example, the voltage control is performed using only third harmonic addition to transformer-side of the converter (see Fig. 5). Based on this strategy, the AC-side voltages in a 3-phase SMMC shown in Fig. 5 can be represented as:

$$\begin{cases} v_a = V_{mf} \sin(\omega_f t) + V_3 \sin(3\omega_f t + \beta) \\ v_b = V_{mf} \sin(\omega_f t - 2\pi/3) + V_3 \sin(3\omega_f t + \beta) \\ v_c = V_{mf} \sin(\omega_f t - 4\pi/3) + V_3 \sin(3\omega_f t + \beta) \\ v_U = \lambda_u v_u, \lambda_u = \text{sign}(v_u), u = a, b, c \end{cases} \quad (14)$$

$$\begin{cases} v_x = V_{mh} \sin(\omega_h t + \theta_h) \\ v_y = V_{mh} \sin(\omega_h t + \theta_h - 2\pi/3) \\ v_z = V_{mh} \sin(\omega_h t + \theta_h - 4\pi/3) \\ v_U = \lambda_u v_u, \lambda_u = \text{sign}(v_u), u = x, y, z \end{cases} \quad (15)$$

Now, it is desired to develop voltage balancing equations for one phase of the SMMC (e.g. the phase between A and X). According to Fig. 5, the instantaneous power going through FBA1 and HBA1 are:

$$p_{HB1}(t) = (i_A + i_X) \times v_X, p_{FB1}(t) = i_A \times (v_A - v_X). \quad (16)$$

Similar to the previous section, the capacitor voltage balancing criteria can be defined as:

$$\int_T (p_{FB1}(t) + p_{HB1}(t)) .dt = 0, \int_T p_{FB1}(t) .dt = 0. \quad (17)$$

The neutral terminal of the transformer is not grounded, thus the added third harmonic voltage does not create current and thus cannot contribute to the power flow. As a result, similar to previous section, the first criterion of voltage balancing leads to the real power balance between the AC-sides. The second criterion of voltage balancing eqs. leads to:

$$\text{VR} = \frac{V_{mf}}{V_{mh}} = \int_T \frac{2\lambda_a \sin(\omega_f t - \varphi_f) |\sin(\omega_h t + \theta_h)|}{\cos(\varphi_f)} .dt. \quad (18)$$

The impact of phase angle θ_h and frequency ratio are studied before. Thus, for simplicity, in this section, it is assumed that $\theta_h = 0$ and also the frequency ratio is not a small integer number. The ratio of AC-side voltages can be calculated as:

$$\begin{cases} \text{VR} = \frac{V_{mf}}{V_{mh}} = \int_T g(t) - \int_T h(t), \\ g(t) = 2\lambda_a \sin(\omega_f t) |\sin(\omega_h t)|, \\ h(t) = 2s(t) \tan(\varphi_f), \\ s(t) = 2\lambda_a \cos(\omega_f t) |\sin(\omega_h t)|, \end{cases} \quad (19)$$




Fig. 8. (a) Adding third harmonic voltage shifts the zero-crossing point (b) The value of δ regarding to different β (c) The value of G due to variation of third harmonic injection (d) The value of S due to variation of third harmonic injection (e) The voltage ratio due to variation of γ ($\beta = -0.8\pi$) (f) The voltage ratio due to variation of γ ($\beta = 0.8\pi$).




Fig. 9. Simplified single-line diagram of converter-grid circuit.

where, λ_a is calculated as:

$$\begin{aligned} \lambda_a &= \text{sign}(V_{mf} \sin(\omega_f t) + V_3 \sin(3\omega_f t + \beta)) \\ &= \text{sign}(\sin(\omega_f t) + \gamma \sin(3\omega_f t + \beta)), \\ \gamma &= \frac{V_3}{V_{mf}}, -\pi \leq \beta \leq \pi. \end{aligned} \quad (20)$$

Adding third harmonic voltage would appear as a phase-angle shift in λ_a , such that the zero-crossing point of the target AC voltage is shifted by δ (rad) without affecting the fundamental component as shown in Fig. 8a. Different values of δ could be achieved by adjusting γ and β in Eq. (20) as shown in Fig. 8b. The behavior of $\int g(t)$ and $\int s(t)$ regarding to different amount of third harmonic injection (γ, β) are illustrated in Figs. 8c and 8d respectively. By considering the impact of power factor in Eq. (19), the voltage ratio of the converter is sketched for $\beta = -0.8\pi$ and $\beta = 0.8\pi$, as shown in Figs. 8e and 8f respectively.




Fig. 10. (a) The power capability chart of SMMC (b) required SMMC's output voltage in different power factor (inverter mode).

C. Impact of SMMC's gain on its Power Capability

Fig. 9 shows the simplified single-line diagram of converter-grid circuit. The injected active and reactive powers to the grid are calculated as:

$$P = \frac{VV_s}{X} \sin \delta, \quad Q = \frac{V_s^2 - VV_s \cos \delta}{X} \quad (21)$$

where $V \angle \delta$ and $V_s \angle 0$ are the voltage phasors of converter's AC-side and grid, respectively and X is the filter reactance. To study the impact of converter's gain, it is assumed that $V_s = 1$ pu. From Eq. (21), the PQ diagram of the SMMC is both sketched regardless of the converter's limitation and also considering the maximum tolerable IGBT's current as magnified in Fig. 10a. The typical value of 0.05 pu is assumed for the filter reactance. Considering $Q = \pm 1$ pu in Eq. (21), the range of converter's output voltage is equal to $V_{\min} = 0.95$ and $V_{\max} = 1.05$ as shown in Fig. 10b for inverter mode. From the previous section, the required injected third harmonic voltage for this SMMC is in the range of $-0.10 \leq \gamma \leq 0.10$.

IV. CONTROL STRATEGY

The proposed converter could be controlled in either abc -frame where PR controller is used [27], [28] or in dq -frame as shown in Fig. 11. To control the AC-side currents in dq -frames, a synchronization mechanism is achieved through a Phase-Locked Loop (PLL) on each side of the converter with capability of input DC-error rejection [29]. Two reference generators are utilized to provide the reference AC currents for the next control stage. P_{ref} in Grid F, determines the amount and direction of transferred real power, while the reactive powers, Q_{ref} and Q_{href} are regulated to arbitrary values within the rating of converter. On each side of the converter, a standard current controller is used as depicted in Fig. 12, which provides the expected active and reactive power exchange with the grid.




Fig. 11. The schematic diagram of control strategy.




Fig. 12. The schematic diagram of the current controller.




Fig. 13. The schematic diagram of HBA Energy Balancing unit.




Fig. 14. The schematic diagram of FBA Energy Balancing unit.

If the capacitor voltages have some oscillations, harmonics can be rejected from the AC-side currents and voltages if a modified PWM is used [30].

To regulate the total energy stored in the capacitors, a slow outer control loop is employed on each side of the converter. To do so, the capacitor voltage reference (V_{Cref}) and its measured value are squared and multiplied by the total number of SMs in the arm, which provides the desired and measured energy stored in the arm. By adjusting the total energy stored in the arm capacitors, the balance between the arm power and the AC-side active power is maintained. For the HB-side, the internal control variable of P_{href} is provided according to the total energy stored in the HBAs as illustrated in Fig. 13. n_C is the total number of capacitors in each arm which is equal to $(n-1)/2$ in an n -level SMMC. For the FB-side, as mentioned in the previous section, the power flow could be controlled by injecting third harmonic voltage. Fig. 14 illustrates the process of providing γ which then is used to generate the third harmonic component. $\beta_{\text{ver}} (\approx 0.8 \pi \text{ or } -0.8 \pi)$ is the phase angle that generates the highest/lowest voltage ratio. It is also necessary to evenly distribute the arm energy between the capacitors by selecting

TABLE I
SIMULATION PARAMETERS

Parameter		Rating
Power rating	$S_{conv.}$	4 MVA
Grid H & F frequencies	f_h, f_f	60 Hz, 50 Hz
Grid H & F voltages (line-line rms)	V_{Sh}, V_{Sf}	9 kV, 7.3 kV
SM capacitor	C_{SM}	4 mF
Mean cell capacitor voltage	E	2000 V
Filter + Grid inductance	L_f, L_h	5 mH
Filter + Grid resistance	R_f, R_h	10 m Ω




Fig. 15. Steady-state voltage and current waveforms.

the proper SMs at each time. This is done according to the sorted queue of capacitor voltages and arm current direction [22].

V. SIMULATION RESULTS

The theoretical findings for a 3-phase SMMC shown in Fig. 5 are validated by simulation using MATLAB/Simulink software. In this simulation, the HB-side of the converter is connected to Grid H with frequency of 60 Hz, while the other side is connected to Grid F operating at 50 Hz. The converter is rated for 4 MVA and the capacitors' average voltage are regulated at 2 kV. Table I lists the main simulation parameters. A multi-carrier PWM is applied to the converter such that the effective frequency of the output voltage is 1500 Hz. By having four SMs in each arm, the switching frequency of SM IGBTs is approximately 375 Hz, while the unfold switches operate at corresponding AC line frequency. In practice, the number of levels is higher according to the desired power and AC-side voltages. Thus, the waveform quality would improve and smaller AC filters could be installed.

Fig. 15 shows the steady-state voltages and currents. The active power flows from Grid F to Grid H, while the power factor for both sides is unity. Therefore, the FB- and HB-sides of the converter operate as a rectifier and an inverter, respectively. It can be seen that the third harmonic component of the AC-side voltages is cancelled out and the desired fundamental portion is well synthesized. It must be noted that the voltages shown in Fig. 15 are considered as internal parameters of the converter and located before the AC-side filters. As mentioned in the previous section, on each side of the converter, a current controller




Fig. 16. Steady-state average HBA and FBA capacitor voltages.




Fig. 17. Converter transient waveforms during power variation.

is utilized to ensure an AC sinusoidal current with acceptable harmonic content (see Fig. 12). The current controller is fast enough to mitigate the impact of capacitor voltage ripple on the current by modifying the converter's AC-side voltage.

Fig. 16 illustrates the behavior of the capacitor voltages in the steady-state condition. The peak-to-peak ripple in the capacitor voltage is approximately 8% which may vary due to the operating point of active and reactive powers on both sides of the converter. Since the injected third-harmonic voltage does not create current, third-harmonic frequency does not appear in capacitor voltages. The 20 Hz ripple is caused by the converter's natural energy balancing cycle. Note that the frequency of the rectified AC-voltages (and consequently current) gets doubled (i.e. 100 Hz & 120 Hz) and afterwards, the greatest common factor (GCD) of the rectified currents' frequencies appears as the natural frequency of converter's energy balancing cycle (here, $GCD(100, 120) = 20$ Hz). To study the dynamic response of the converter, a few active and reactive power changes are applied on both sides as rising/falling ramp within 5 ms. As shown in Fig. 17, the desired operating point is properly controlled by its reference. During each transient, a small error may occur in the capacitor voltages which will be compensated in a few cycles.

VI. EXPERIMENTAL RESULTS

Fig. 18 shows a low-scale single-phase 5-level SMMC constructed using MOSFET devices (MTD6N15T4G). The control system is implemented on a dSPACE-MicroLabBox unit. In this setup, the HB-side of the converter is connected to the grid (120 V & 60 Hz), while the FB-side feeds a resistive load operating at 98 V & 50 Hz. The parameters of the experimental setup can be found in Table II. Here, the switching




Fig. 18. A view of the experimental setup.

TABLE II
EXPERIMENTAL PARAMETERS

Parameter		Rating
HB & FB sides' frequency	f_h, f_f	60 Hz, 50 Hz
HB & FB sides' AC voltage (rms)	$V_{ac,h}, V_{ac,f}$	120 V, 98 V
SM capacitor	C_{SM}	820 μ F
Mean cell capacitor voltage	E	100 V
MOSFET maximum drain-source voltage	V_{DS}	150 V
MOSFET continuous drain current	I_D	6 A
MOSFET drain-source on-state resistance	R_{DS-ON}	300 m Ω
Filter inductance	L_S, L_L	5 mH




Fig. 19. Converter's HB-side waveforms in steady-state condition.

frequency of 3 kHz is applied to the SM switches which could be reduced by utilizing higher number of SMs. For a single-phase SMMC without third-harmonic injection and with frequency ratio of $60/50 = 1.2$, the voltage ratio is constant and almost equals $V_{mf}/V_{mh} \approx 0.81$. The reactive power on both sides are set to zero. With transferring only active power, in order to achieve power balance, the current ratio is expected to be $I_{mf}/I_{mh} \approx 1.23$.

The converter's HB- and FB-side steady-state waveforms are shown in Figs. 19 and 20, respectively. Both side currents are measured as they enter the converter and the voltages are measured before the AC-side filters (see Fig. 6). It can be seen that both side voltages are well synthesized with the expected amplitude and frequency.




Fig. 20. Converter's FB-side waveforms in steady-state condition.




Fig. 21. Dynamic response of the converter to the load change.

In order to evaluate the dynamic response of the capacitor voltage balancing strategy, the load is suddenly doubled while the SM capacitor voltages are monitored. As shown in Fig. 21, a sudden increase in the load causes the capacitors to lose a small portion of their stored energy which would be detected by both HBA and FBA energy balancing units (see Figs. 13 and 14). Thus, the operation point will be upgraded and the capacitors' energy will be restored in less than 300 ms.

VII. CONCLUSION

The proposed control strategy ensures the capacitor voltage balancing in different operating frequencies by injecting third harmonic voltage component which is crucial to fully exploit the capabilities of a SMMC. Also, a modification of SMMC is suggested to improve the converter's performance. Both simulation and experimental results show that SMMC can fulfill the requirements of a bidirectional AC/AC converter.

REFERENCES

- [1] A. Lotfjou, Y. Fu, and M. Shahidehpour, "Hybrid AC/DC transmission expansion planning," *IEEE Trans. Power Del.*, vol. 27, no. 3, pp. 1620–1628, Jul. 2012.
- [2] S. A. Khajehodini, P. K. Jain, and A. Bakhshai, "Cascaded multilevel converters and their applications in photovoltaic systems," in *Proc. 2nd Can. Sol. Buildings Conf.*, Calgary, AB, Canada, Jun. 2007, pp. 10–14.
- [3] M. Saeedifard and R. Iravani, "Dynamic performance of a modular multilevel back-to-back HVDC system," *IEEE Trans. Power Del.*, vol. 25, no. 4, pp. 2903–2912, Oct. 2010.

- [4] X. Wang and X. Wang, "Feasibility study of fractional frequency transmission system," *IEEE Trans. Power Syst.*, vol. 11, no. 2, pp. 962–967, May 1996.
- [5] W. Xifan, C. Chengjun, and Z. Zhichao, "Experiment on fractional frequency transmission system," *IEEE Trans. Power Syst.*, vol. 21, no. 1, pp. 372–377, Feb. 2006.
- [6] A. Rufer, N. Schibli, C. Chabert, and C. Zimmermann, "Configurable front-end converters for multicurrent locomotives operated on 16 2/3 Hz AC and 3 kV DC systems," *IEEE Trans. Power Electron.*, vol. 18, no. 5, pp. 1186–1193, Sep. 2003.
- [7] P. Drabek, Z. Peroutka, M. Pittermann, and M. Cédil, "New configuration of traction converter with medium-frequency transformer using matrix converters," *IEEE Trans. Ind. Electron.*, vol. 58, no. 11, pp. 5041–5048, Nov. 2011.
- [8] A. Gomez-Exposito, J. M. Mauricio, and J. M. Maza-Ortega, "VSC-based MVDC railway electrification system," *IEEE Trans. Power Del.*, vol. 29, no. 1, pp. 422–431, Feb. 2014.
- [9] L. M. Tolbert, F. Z. Peng, and T. G. Habetler, "Multilevel converters for large electric drives," *IEEE Trans. Ind. Appl.*, vol. 35, no. 1, pp. 36–44, Jan. 1999.
- [10] M. Kazerani, "A direct AC/AC converter based on current-source converter modules," *IEEE Trans. Power Electron.*, vol. 18, no. 5, pp. 1168–1175, Sep. 2003.
- [11] A. K. Jain and V. Ranganathan, "Hybrid LCI/VSI power circuit—A universal high-power converter solution for wound field synchronous motor drives," *IEEE Trans. Ind. Electron.*, vol. 58, no. 9, pp. 4057–4068, Sep. 2011.
- [12] B. Wu, *High-Power Converters and AC Drives*. Hoboken, NJ, USA: Wiley, 2006.
- [13] G.-T. Kim and T. Lipo, "VSI-PWM rectifier/inverter system with a reduced switch count," *IEEE Trans. Ind. Appl.*, vol. 32, no. 6, pp. 1331–1337, Nov./Dec. 1996.
- [14] C. B. Jacobina, I. Soares de Freitas, and A. M. N. Lima, "DC-link three-phase-to-three-phase four-leg converters," *IEEE Trans. Ind. Electron.*, vol. 54, no. 4, pp. 1953–1961, Aug. 2007.
- [15] C. Liu, B. Wu, N. R. Zargari, D. Xu, and J. Wang, "A novel three-phase three-leg AC/AC converter using nine IGBTs," *IEEE Trans. Power Electron.*, vol. 24, no. 5, pp. 1151–1160, May 2009.
- [16] J.-S. Lai and F. Z. Peng, "Multilevel converters—A new breed of power converters," *IEEE Trans. Ind. Appl.*, vol. 32, no. 3, pp. 509–517, May 1996.
- [17] L. Xu and V. G. Agelidis, "VSC transmission system using flying capacitor multilevel converters and hybrid PWM control," *IEEE Trans. Power Del.*, vol. 22, no. 1, pp. 693–702, Jan. 2007.
- [18] M. M. Merlin *et al.*, "The alternate arm converter: A new hybrid multilevel converter with dc-fault blocking capability," *IEEE Trans. Power Del.*, vol. 29, no. 1, pp. 310–317, Feb. 2014.
- [19] S. A. Khajehoddin, A. Bakhshai, and P. K. Jain, "A voltage balancing method and its stability boundary for five-level diode-clamped multilevel converters," in *Proc. IEEE Power Electron. Spec. Conf.*, Orlando, FL, USA, Jun. 2007, pp. 2204–2208.
- [20] S. A. Khajehoddin, A. Bakhshai, and P. K. Jain, "A simple voltage balancing scheme for m-level diode-clamped multilevel converters based on a generalized current flow model," *IEEE Trans. Power Electron.*, vol. 23, no. 5, pp. 2248–2259, Sep. 2008.
- [21] M. Marchesoni and P. Tenca, "Diode-clamped multilevel converters: A practicable way to balance DC-link voltages," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 752–765, Aug. 2002.
- [22] A. Lesnicar and R. Marquardt, "An innovative modular multilevel converter topology suitable for a wide power range," in *Proc. IEEE Power Tech Conf.*, Bologna, Italy, Jun. 2003, pp. 272–277.
- [23] M. Davies, M. Dommashch, J. Dorn, J. Lang, D. Retzmann, and D. Soerangr, "HVDC PLUS—Basics and principle of operation," Siemens AG Energy Sector, Erlangen, Germany, 2008.
- [24] R. W. Erickson and O. A. Al-Naseem, "A new family of matrix converters," in *Proc. IEEE Ind. Electron. Soc. Conf.*, Denver, CO, USA, Dec. 2001, pp. 1515–1520.
- [25] W. Kawamura, K.-L. Chen, M. Hagiwara, and H. Akagi, "A low-speed, high-torque motor drive using a modular multilevel cascade converter based on triple-star bridge cells (MMCC-TSBC)," *IEEE Trans. Ind. Appl.*, vol. 51, no. 5, pp. 3965–3974, Sep. 2015.
- [26] R. Alaei, S. A. Khajehoddin, and W. Xu, "Sparse AC/AC modular multilevel converter," *IEEE Trans. Power Del.*, vol. 31, no. 3, pp. 1195–1202, Jun. 2016.
- [27] M. Karimi-Ghartemani, S. A. Khajehoddin, P. Jain, and A. Bakhshai, "Linear quadratic output tracking and disturbance rejection," *Int. J. Control.*, vol. 84, no. 8, pp. 1442–1449, Jul. 2011.
- [28] S. A. Khajehoddin, M. Karimi-Ghartemani, P. K. Jain, and A. Bakhshai, "A resonant controller with high structural robustness for fixed-point digital implementations," *IEEE Trans. Power Electron.*, vol. 27, no. 7, pp. 3352–3362, Jul. 2012.
- [29] M. Karimi-Ghartemani, S. A. Khajehoddin, P. Jain, and A. Bakhshai, "Comparison of two methods for addressing DC component in phase-locked loop (PLL) systems," in *Proc. IEEE Energy Convers. Congr. Expo.*, Phoenix, AZ, USA, Sep. 2011, pp. 3053–3058.
- [30] S. A. Khajehoddin, A. Bakhshai, P. Jain, and J. Drobnik, "A robust power decoupler and maximum power point tracker topology for a grid-connected photovoltaic system," in *Proc. IEEE Power Electron. Spec. Conf.*, Rhodes, Greece, Jun. 2008, pp. 66–69.



Ramiar Alaei (S'12) received the B.Sc. and M.Sc. degrees in power electrical engineering from Amirkabir University of Technology (Tehran Polytechnic), Tehran, Iran, in 2009 and 2011, respectively. He is currently working toward the Ph.D. degree in power electrical engineering at the University of Alberta, Edmonton, AB, Canada.

His research interests include high-power converters and novel power transmission schemes.



S. Ali Khajehoddin (S'04–M'10–SM'15) received the B.Sc. and M.Sc. degrees in electrical engineering from Isfahan University of Technology, Isfahan, Iran, and the Ph.D. degree in electrical engineering, specializing in power electronics and their applications in renewable energy systems from Queen's University, Kingston, ON, Canada, in 2010.

After completing his Master's degree, he co-founded a start-up company, which focused on the development and production of power analyzers and smart metering products used for smart grid applications. For his doctoral research at Queen's University, he focused on the design and implementation of compact and durable microinverters for photovoltaic grid-connected systems. Based on this research, Queen's University spun off SPARQ Systems Inc., where he worked toward mass production and commercialization of microinverters from 2010 to 2013, as the Lead R&D Engineer. Since 2013, he has been with the Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada. He is an Editor of the IEEE TRANSACTIONS ON SUSTAINABLE ENERGY and the IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS.



Wilsun Xu (M'90–SM'95–F'05) received the Ph.D. degree in power engineering from the University of British Columbia, Vancouver, BC, Canada, in 1989.

He is currently a Professor and a NSERC/AITF of Alberta Industrial Research Chair with the University of Alberta, Edmonton, AB, Canada. His research interests include power quality and information extraction from power disturbances.